Publications

Data Movement-Aware, Ping-Pong Ising Machine Supporting Full Connectivity and Variable Bitwidths

Chieh-Pu Lo, Sirish Oruganti, Yipeng Wang, Mengtian Yang, Shanshan Xie, Jaydeep Kulkarni

2024 European Solid-State Electronics Research Conference (ESSERC), September, 2024

Use Google Scholar for full citation

Randomization approaches for Secure SAR ADC design resilient against Power Side-Ch. Attacks

Sumanth Karanth, Sirish Oruganti, Meizhi Wang, Jaydeep Kulkarni

2024 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), May, 2024

Use Google Scholar for full citation

CILP: An Arbitrary-bit Precision All-digital Compute-in-memory Solver for Integer Linear Programming Problems

Mengtian Yang, Yipeng Wang, Chieh-Pu Lo, Shanshan Xie, Meizhi Wang, Sirish Oruganti, Rishabh Sehgal, Jaydeep Kulkarni

2024 IEEE Custom Integrated Circuits Conference (CICC), April, 2024

Use Google Scholar for full citation

16.7 Power and EM Side Channel Attack resilient AES-128 Core with Round-Aligned Globally-Synchronous-Locally-Asynchronous Operation based on Tunable Replica Circuits

Sirish Oruganti, Meizhi Wang, Vishnuvardhan Iyer, Raghavan Kumar, Sanu Mathew, Yipeng Wang, Mengtian Yang, Jaydeep Kulkarni

2024 IEEE International Solid-State Circuits Conference (ISSCC), February, 2024

Use Google Scholar for full citation

RI-SAR: Randomized Input SAR ADC Resilient to Power Side Channel Attacks

Sumanth Karanth, Sirish Oruganti, Meizhi Wang, Jaydeep Kulkarni

2023 IEEE Physical Assurance and Inspection of Electronics (PAINE), October, 2023

Use Google Scholar for full citation

Buried Power Rails and Back-side Power Grids: Prospects and Challenges

SS Nibhanupudi, Sirish Oruganti, Rahul Mathur, Nishant Gupta, Meizhi Wang, Jaydeep Kulkarni

2023 60th ACM/IEEE Design Automation Conference (DAC), July, 2023

Use Google Scholar for full citation

Security robustness of buried power rail interconnect technology: Modeling, analysis and countermeasures

Sirish Oruganti, Nishant Gupta, SS Nibhanupudi, Meizhi Wang, Jaydeep Kulkarni

2023 IEEE 73rd Electronic Components and Technology Conference (ECTC), June, 2023

Use Google Scholar for full citation

A GNN Computing-in-Memory Macro and Accelerator with Analog-Digital Hybrid Transformation and CAMenabled Search-reduce

Yipeng Wang, Shanshan Xie, Jacob Rohan, Meizhi Wang, Mengtian Yang, Sirish Oruganti, Jaydeep Kulkarni

2023 IEEE Custom Integrated Circuits Conference (CICC), April, 2023

Use Google Scholar for full citation

29.2 Snap-SAT: A One-Shot Energy-Performance-Aware All-Digital Compute-in-Memory Solver for Large-Scale Hard Boolean Satisfiability Problems

Shanshan Xie, Mengtian Yang, S Lanham, Yipeng Wang, Meizhi Wang, Sirish Oruganti, Jaydeep Kulkarni

2023 IEEE International Solid-State Circuits Conference (ISSCC), February, 2023

Use Google Scholar for full citation

Fine-Grained Electromagnetic Side-Channel Analysis Resilient Secure AES Core with Stacked Voltage Domains and Spatio-temporally Randomized Circuit Blocks

Meizhi Wang*, Sirish Oruganti*, Shanshan Xie, Raghavan Kumar, Sanu Mathew, Jaydeep Kulkarni

ESSCIRC 2022-IEEE 48th European Solid State Circuits Conference (ESSCIRC), September, 2022

Use Google Scholar for full citation

Sirish Oruganti

Publications

Data Movement-Aware, Ping-Pong Ising Machine Supporting Full Connectivity and Variable Bitwidths

Randomization approaches for Secure SAR ADC design resilient against Power Side-Ch. Attacks

CILP: An Arbitrary-bit Precision All-digital Compute-in-memory Solver for Integer Linear Programming Problems

16.7 Power and EM Side Channel Attack resilient AES-128 Core with Round-Aligned Globally-Synchronous-Locally-Asynchronous Operation based on Tunable Replica Circuits

RI-SAR: Randomized Input SAR ADC Resilient to Power Side Channel Attacks

Buried Power Rails and Back-side Power Grids: Prospects and Challenges

Security robustness of buried power rail interconnect technology: Modeling, analysis and countermeasures

A GNN Computing-in-Memory Macro and Accelerator with Analog-Digital Hybrid Transformation and CAMenabled Search-reduce

29.2 Snap-SAT: A One-Shot Energy-Performance-Aware All-Digital Compute-in-Memory Solver for Large-Scale Hard Boolean Satisfiability Problems

Fine-Grained Electromagnetic Side-Channel Analysis Resilient Secure AES Core with Stacked Voltage Domains and Spatio-temporally Randomized Circuit Blocks

Low Power Embedded USB2 (eUSB2) Repeater

Electronically tunable high gain current-mode instrumentation amplifier

OTRA based piece-wise linear VTC generators and their application in high-frequency sinusoid generation

New topologies for OTRA based programmable precision half-wave and full-wave rectifiers